![Illusion of large on-chip memory by networked computing chips for neural network inference | Nature Electronics Illusion of large on-chip memory by networked computing chips for neural network inference | Nature Electronics](https://media.springernature.com/lw685/springer-static/image/art%3A10.1038%2Fs41928-020-00515-3/MediaObjects/41928_2020_515_Fig4_HTML.png)
Illusion of large on-chip memory by networked computing chips for neural network inference | Nature Electronics
![Electronics | Free Full-Text | Polymorphic Memory: A Hybrid Approach for Utilizing On-Chip Memory in Manycore Systems Electronics | Free Full-Text | Polymorphic Memory: A Hybrid Approach for Utilizing On-Chip Memory in Manycore Systems](https://www.mdpi.com/electronics/electronics-09-02061/article_deploy/html/images/electronics-09-02061-g001.png)
Electronics | Free Full-Text | Polymorphic Memory: A Hybrid Approach for Utilizing On-Chip Memory in Manycore Systems
![Optimal Fast Hashing Yossi Kanizo (Technion, Israel) Joint work with Isaac Keslassy (Technion, Israel) and David Hay (Hebrew Univ., Israel) - ppt download Optimal Fast Hashing Yossi Kanizo (Technion, Israel) Joint work with Isaac Keslassy (Technion, Israel) and David Hay (Hebrew Univ., Israel) - ppt download](https://images.slideplayer.com/13/3953657/slides/slide_5.jpg)
Optimal Fast Hashing Yossi Kanizo (Technion, Israel) Joint work with Isaac Keslassy (Technion, Israel) and David Hay (Hebrew Univ., Israel) - ppt download
![Figure 1 from On-chip vs. off-chip memory: the data partitioning problem in embedded processor-based systems | Semantic Scholar Figure 1 from On-chip vs. off-chip memory: the data partitioning problem in embedded processor-based systems | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/e75f476868162d4da81538eddde6ad9981dfbaad/4-Figure1-1.png)
Figure 1 from On-chip vs. off-chip memory: the data partitioning problem in embedded processor-based systems | Semantic Scholar
![Figure 2 from On-chip vs. off-chip memory: the data partitioning problem in embedded processor-based systems | Semantic Scholar Figure 2 from On-chip vs. off-chip memory: the data partitioning problem in embedded processor-based systems | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/e75f476868162d4da81538eddde6ad9981dfbaad/5-Figure2-1.png)
Figure 2 from On-chip vs. off-chip memory: the data partitioning problem in embedded processor-based systems | Semantic Scholar
![Power-Efficient and Low-Latency Memory Access for CMP Systems with Heterogeneous Scratchpad On-Chip Memory | Semantic Scholar Power-Efficient and Low-Latency Memory Access for CMP Systems with Heterogeneous Scratchpad On-Chip Memory | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/dd0c768c700b49c72dc1e5a1655f1d54345bcf3f/22-Figure2.1-1.png)